LS020T08-M-V1: 2.0-Inch TN TFT LCD Module, 128x160 Resolution, 262K Colors, 8-Bit Parallel Interface

Wohealy News

Product Subtitle / Keywords:
2.0 Inch Display, QQVGA 128x160 Resolution, Transmissive a-Si TN TFT, 8-bit 8080 Parallel Interface, COG+FPC+B/L, 262K Colors, JD9850T Driver, 24-pin FPC, 3-LED Backlight, -20°C~70°C Operating Temperature

1. Executive Summary & Product Positioning

The LS020T08-M-V1, developed by LESSON (Wan'an) Zhixian Technology Co., Ltd. (立信(万安)智显科技有限公司), is a 2.0-inch transmissive amorphous Silicon TFT-LCD module.

This product specification book (Revision 1.0, Module Type: COG+FPC+B/L) serves as the definitive technical document, defining its structural composition (COG+FPC+B/L), physical features, mechanical dimensions, absolute maximum ratings, detailed electrical characteristics, complete 8-bit 8080 parallel interface pinout and timing, and comprehensive electro-optical performance. It delivers a QQVGA resolution of 128(RGB)×160 with 262K-color display capability, driven by the JD9850T controller.

The document provides the core parameters necessary for system integration into compact display applications. The unequivocal recommendation for engineers is to strictly adhere to the electrical specifications, interface timing, and mechanical tolerances described herein to ensure reliable performance and compatibility.

2. Detailed Product Overview & Architecture

  • Core Technology: Transmissive-type a-Si TFT-LCD (amorphous silicon thin film transistor liquid crystal display).
  • Display Characteristics: Capable of displaying up to 262 thousand colors.
  • Module Construction: COG (Chip-On-Glass) + FPC (Flexible Printed Circuit) + B/L (Backlight Unit). Composed of a TFT-LCD panel, a driver circuit, and a backlight unit.
  • Interface: 8-bit 8080 Parallel Interface.
  • Viewing Direction (Grayscale Inversion): TN (Twisted Nematic), 12 o'clock.
  • Drive IC: JD9850T.
  • Backlight: 3 LEDs in Parallel, driven at 2.8~3.2V / 60mA.
  • Polarizer Type: 0.1mm thickness (from mechanical drawing).
  • FPC: 24-pin, with PI reinforcement (total thickness 0.3mm) and a black tape (易撕贴) for handling.
  • Approval Status: ☑ Approved Product Specification only (as per signature block).

3. Exhaustive Technical Specifications

3.1 Mechanical & Physical Specifications

表格
 
 
Item Specification Unit
Module size (H×V×D) 37.68 × 51.3 × 2.8 mm
Active area (H×V) 31.87 × 39.84 mm
Number of dots / Resolution 128(RGB) × 160 pixel
Panel Size (Diagonal) 2.0 inch

Critical Mechanical Design Notes (from document):

  1. Display Type: TFT-LCD Module.
  2. Operating Temperature: -20°C ~ +70°C.
  3. Storage Temperature: -30°C ~ +80°C.
  4. Display Driver IC: JD9850T.
  5. Polarizer Type: 0.1mm thickness.
  6. Backlight: 3-LED, Parallel, 60mA total.
  7. FPC Total Thickness (with PI): 0.20mm.
  8. General Tolerance: ±0.20mm; Angular Tolerance: ±1/4°.
  9. ROHS Compliance: Yes.
  10. Bezel Opening Design: It is recommended that the housing's visible area be at least 0.4mm larger per side than the LCD's active area (TP V.A opening > LCD A.A by 0.4mm per side).
  11. TP Foam Cutout Design: The cutout in the Touch Panel (TP) foam should be at least 0.45mm larger per side than the TP V.A (suggested TP foam opening > TP V.A by 0.45mm per side).
  12. TP Edge Isolation: TP edges must not come into contact with any metal conductors.
  13. LCD Edge Breakage: LCD cutting edge chipping shall not exceed 1/3 of the single-layer LCD thickness.
  14. Panel Flatness: Warpage ≤ 0.3mm.
  15. Viewing Angle Direction: 12 o'clock (human eye direction).

3.2 Electrical & Interface Specifications

3.2.1 Absolute Maximum Ratings

表格
 
 
Item Symbol Min Max Unit Remark
Supply voltage VCC -0.3 3.6 V Note1, Note2
Supply voltage IOVCC -0.3 3.3 V Note1, Note2
Operating temperature TOPR -20 70 °C Note1, Note2
Storage temperature TSTR -30 80 °C Note1, Note2

Critical Note: The maximum absolute voltage for VCC is 3.6V, and for IOVCC is 3.3V. These are relatively low maximum values — do not exceed these voltages.

Notes (interpreted):

  • Note1/Note2: Stress beyond these ratings may cause permanent damage; functional operation is not implied under these conditions.

3.2.2 Electrical Characteristics (DC – Recommended Operating Conditions)

表格
 
 
Item Item Symbol Min Typ Max Unit Remark
Supply voltage Supply voltage VCC 2.6 — 3.6 V —
Supply voltage Supply voltage IOVCC 1.65 — 3.3 V —
Input Voltage (Low level) Input Voltage (Low level) VIL 0 — 0.3 * IOVCC V —
Input Voltage (High level) Input Voltage (High level) VIH 0.7 * IOVCC — IOVCC V —

Note: Unlike many modules with a specified "Typ" value, the DC table for this module only specifies minimum and maximum ranges for VCC and IOVCC without a typical value. For VCC, 2.8V or 3.3V would be typical operating points. For IOVCC, 1.8V or 3.3V are common.

3.2.3 Pin Description (24-pin FPC)

表格
 
 
PIN NO. Symbol I/O Description
1 BL_K P Power for LED backlight cathode
2 BL_A P Power for LED backlight anode
3 GND P Ground
4 VDD P Power supply (VCC)
5 IOVCC P Power supply for I/O
6 TE O Tearing effect output pin to synchronize MPU to frame writing. If not used, open this pin.
7 CS I Chip select input pin. Low enable. High disable.
8 RETB I This signal will reset the device and must be applied to properly initialize the chip.
9 RS (DCX) I Data/command selection pin in parallel interface. When DCX='1', data is selected. When DCX='0', command is selected.
10 WR I Write enable in MCU parallel interface.
11 RD I Read enable in 6800/8080 MCU parallel interface.
12 D7 I Parallel interface data bus (MSB)
13 D6 I Parallel interface data bus
14 D5 I Parallel interface data bus
15 D4 I Parallel interface data bus
16 D3 I Parallel interface data bus
17 D2 I Parallel interface data bus
18 D1 I Parallel interface data bus
19 D0 I Parallel interface data bus (LSB)
20 GND P Ground
21 ID(GND) P Ground (ID pin connected to GND)
22 NC — No Connection
23 NC — No Connection
24 NC — No Connection

Interface Summary:

  • 8-bit 8080 Parallel Interface: Data bus D[0:7] with control signals CS (Chip Select), RS (Register Select / DCX), WR (Write), and RD (Read).
  • Backlight: Dedicated BL_K (Cathode) and BL_A (Anode) pins — separate from the power supply pins.
  • TE Pin (Pin 6): Tearing effect output — can be used for frame synchronization.
  • ID (Pin 21): Connected to GND — likely used for module identification.
  • Power Pins: VDD (Pin 4) for main logic, IOVCC (Pin 5) for I/O interface.
  • Unused Pins: Pins 22-24 are NC — leave floating.

3.2.4 Parallel 8080 Interface Timing Characteristics

Conditions: VDD=2.8~3.3V, IOVCC=1.65~3.3V, AGND=DGND=0V, Ta=25°C.

A. Write Operation Timing (8080 Parallel):

表格
 
 
Signal Symbol Parameter Min Max Unit Description
DCX T_AST Address setup time 0 — ns —
DCX T_AHT Address hold time (write/read) 10 — ns —
CSX T_CHW CSX "H" Pulse Width 0 — ns —
CSX T_CS Chip select setup time (write) 15 — ns —
CSX T_RCS Chip select setup time (read ID) 45 — ns —
CSX T_RCSFM Chip Select setup time (read FM) 355 — ns —
CSX T_CSF Chip select wait time (write/read) 10 — ns —
CSX T_CSH Chip select hold time 10 — ns —
WRX T_WC Write cycle 66 — ns —
WRX T_WRH Control pulse "H" duration 15 — ns —
WRX T_WRL Control pulse "L" duration 15 — ns —

B. Read Operation Timing (8080 Parallel):

表格
 
 
Signal Symbol Parameter Min Max Unit Description
RDX T_RC Read cycle (ID) 160 — ns When read ID data
RDX T_RDH Control pulse "H" duration (ID) 90 — ns When read ID data
RDX T_RDL Control pulse "L" duration (ID) 45 — ns When read ID data
RDX T_RCFM Read cycle (FM) 450 — ns When read from frame memory
RDX T_RDHFM Control pulse "H" duration (FM) 90 — ns When read from frame memory
RDX T_RDLFM Control pulse "L" duration (FM) 355 — ns When read from frame memory
D[17:0] T_DST Data setup time 10 — ns —
D[17:0] T_DHT Data hold time 10 — ns —
— T_RAT Read access time — 40 ns —
— T_RATFM Read access time (FM) — 340 ns —
— T_ROD Output disable time 20 80 ns —

Key Timing Observation:

  • Write cycle: 66ns minimum (equivalent to 15.15 MHz write rate).
  • Read cycle (ID): 160ns minimum.
  • Read cycle (Frame Memory): 450ns minimum — significantly slower than writes.
  • CS to Write setup: Only 15ns required.
  • Data setup/hold: 10ns each.

3.2.5 Reset Timing

表格
 
 
Signal Symbol Parameter Min Max Unit Description
RESX T_RW Reset pulse width 10 — µs —
RESX T_RT Reset complete time — 5 ms Note 5
RESX T_RT Reset complete time — 120 ms Note 6, 7

Reset Description Table:

表格
 
 
RESX Pulse Action
Shorter than 5 µs Reset Rejected
Longer than 10 µs Reset
Between 5 µs and 10 µs Reset starts

Critical Reset Notes (from document):

  1. The reset complete time also requires time for loading ID bytes from OTP to registers. This loading is done every time there is a HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
  2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Reset Description table.
  3. During the resetting period, the display will be blanked (The display enters the blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode.) and then return to Default condition for H/W reset.
  4. Spike Rejection: Less than 20ns width positive spike will be rejected.
  5. When Reset applied during Sleep In Mode.
  6. When Reset applied during Sleep Out Mode.
  7. It is necessary to wait 5ms after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120ms.

3.2.6 Backlight Unit

表格
 
 
Item Specification Unit
Configuration 3 LEDs in Parallel —
Drive Condition 2.8 ~ 3.2V / 60mA —
Anode Pin Pin 2 (BL_A) —
Cathode Pin Pin 1 (BL_K) —

Note: The backlight uses 3 white LED chips connected in parallel. The total drive current is 60 mA at approximately 3.0V forward voltage. A constant-current LED driver is required.

3.3 Optical & Electro-Optical Characteristics (Ta=25°C)

表格
 
 
Item Item Symbol Condition Min. Typ. Max. Unit Remark
Response time Response time Tr + Tf θx = θy = 0 — 30 40 ms Note 1
Contrast Ratio Contrast Ratio CR θx = θy = 0 200 400 — — Note 2
Transmittance Transmittance T% θx = θy = 0 5.1 6.1 — % —
Color Chromaticity (CIE1931) White Wx θx = θy = 0 — 0.304 — — —
Color Chromaticity (CIE1931) White Wy θx = θy = 0 — 0.340 — — —
Viewing angle θT (TOP)   CR > 10 — 45 — Deg. Note 3
Viewing angle θB (BOTTOM)   CR > 10 — 25 — Deg. Note 3
Viewing angle θL (LEFT)   CR > 10 — 45 — Deg. Note 3
Viewing angle θR (RIGHT)   CR > 10 — 45 — Deg. Note 3
Luminance L   IF = 60mA 300 350 — cd/m² Note 4

Notes (from document):

  1. Response Time: Ambient temperature = 25°C. Measured at the center point of the panel. Rise time (Tr) is 10% to 90% change; Fall time (Tf) is 90% to 10% change.
  2. Contrast Ratio (CR): Calculated as CR = Luminance with all pixels white / Luminance with all pixels black. Measured at the center point of the panel. The typical CR is 400:1, with a minimum of 200:1.
  3. Viewing Angle: Asymmetric viewing angles typical for TN panels: Top (45°), Bottom (25°), Left (45°), Right (45°). The best viewing direction is 12 o'clock (from above).
  4. Luminance: Measured at the center point of the panel with a backlight drive current of 60 mA. The typical luminance is 350 cd/m², with a minimum of 300 cd/m².

4. Application Guidelines & Critical Notes

Intended Use

  • Compact handheld devices and feature phones
  • Portable instruments and measurement devices
  • IoT devices with simple graphical user interfaces
  • Smart home controls and appliances
  • Wearable and compact embedded systems
  • Any application requiring a small, low-resolution color display with a simple 8-bit parallel interface

Critical Design Considerations

  1. 8-bit 8080 Parallel Interface:

    • This module uses an 8-bit 8080 parallel interface with data bus D[0:7] and control signals CS, RS, WR, RD.
    • Requires at least 12 GPIOs (8 data + 4 control) from the host MCU.
    • This interface is compatible with most MCUs that have an external memory interface or sufficient GPIOs.
    • The write cycle minimum is 66ns (15.15 MHz).

  2. Power Supply Requirements:

    • VCC (Pin 4): 2.6V to 3.6V. Typical operating point would be 2.8V or 3.3V.
    • IOVCC (Pin 5): 1.65V to 3.3V. Typical operating point would be 1.8V or 3.3V.
    • Important: The VCC absolute maximum is ONLY 3.6V (not the common 4.6V). Do NOT connect 5V to this pin!
    • The IOVCC absolute maximum is ONLY 3.3V. Do NOT connect 5V or 3.6V to this pin!

  3. Backlight Drive:

    • The backlight uses 3 LEDs in parallel, connected via BL_A (Pin 2, Anode) and BL_K (Pin 1, Cathode).
    • Drive condition: 2.8~3.2V / 60mA.
    • Use a constant-current LED driver set to 60 mA at approximately 3.0V.
    • The backlight pins are separate from the logic power pins — they do not share a common pin.

  4. TE (Tearing Effect) Pin (Pin 6):

    • The TE pin outputs the display's tearing effect signal.
    • This signal can be used to synchronize MCU frame writes with the display's internal refresh cycle, preventing screen tearing.
    • If not used, leave this pin open.

  5. Reset Circuit:

    • The RETB pin (Pin 8) is active low. It must be driven low for at least 10 µs to trigger a reset.
    • A pulse shorter than 5 µs will be rejected.
    • Wait 5 ms after releasing RETB before sending any commands.
    • If reset occurs during Sleep Out mode, the display may take up to 120 ms to return to normal operation.

  6. Mechanical Integration:

    • Module Outline: 37.68mm (H) × 51.3mm (V) × 2.8mm (D).
    • Active Area: 31.87mm × 39.84mm — a 128x160 resolution in a 2.0-inch diagonal.
    • Bezel Opening: It is recommended that the TP V.A opening be at least 0.4mm larger per side than the LCD A.A. This is different from many other modules which recommend 0.3mm smaller. For this module, the housing/TP opening should be LARGER than the active area.
    • TP Foam Cutout: The cutout should be at least 0.45mm larger per side than the TP V.A.
    • Viewing Direction: 12 o'clock (best viewing from above).
    • LCD Edge Chipping: The LCD cutting edge chipping tolerance is strictly controlled to ≤ 1/3 of the single-layer LCD thickness.
    • Panel Flatness (Warpage): Must not exceed 0.3mm.
    • The module uses a 24-pin FPC — use a corresponding 24-pin FPC connector.
    • FPC Bend Reference: The document includes an FPC bend reference diagram. The FPC is shipped in a specific folded configuration — follow the bend diagram for the intended installation.

  7. Unused Pin Handling:

    • Pins 22-24 are marked NC (No Connection) — leave them floating.
    • Pin 21 (ID) is connected to GND — this is an identification pin and should be connected to GND.
    • Pin 6 (TE) should be left open if not used.

  8. Temperature Limits:

    • Operating Temperature: -20°C to +70°C.
    • Storage Temperature: -30°C to +80°C.

  9. Viewing Angle Consideration:

    • This is a TN panel with asymmetric viewing angles: Top (45°), Bottom (25°), Left (45°), Right (45°).
    • The best image quality is obtained when viewing from the 12 o'clock direction (from above).
    • The bottom viewing angle is limited to only 25°, which should be carefully considered in the product's mechanical orientation.

Handling & Compliance

  • The module is ROHS compliant.
  • Observe standard ESD precautions during handling and assembly.
  • The module contains fragile glass — handle with care.
  • The FPC includes PI reinforcement (total FPC thickness 0.20mm).
  • A yellow insulating tape and tear-off sticker (易撕贴手撕位) are present on the FPC — these are for handling during assembly.
  • Avoid bending the FPC sharply, especially near the connector interface.
  • The module has a total thickness of 2.8mm including the backlight unit.

5. Conclusion & Design-In Support

The LS020T08-M-V1 specification details a compact 2.0-inch QQVGA TN display module with an 8-bit 8080 parallel interface and the JD9850T driver IC.

Key Strengths:

  1. Standard QQVGA Resolution (128x160): A widely supported resolution that is ideal for simple UI applications, small icons, and text display.

  2. 8-bit 8080 Parallel Interface: Offers faster data transfer than SPI-based modules, with a 66ns write cycle (15.15 MHz). The simple 8-bit data bus is compatible with most MCUs.

  3. Dedicated Backlight Pins: The backlight has its own dedicated anode (BL_A) and cathode (BL_K) pins, separate from the logic power, simplifying power supply design.

  4. TE (Tearing Effect) Support: The dedicated TE pin enables tear-free graphics synchronization.

  5. Good Brightness: 350 cd/m² (Typ.) brightness with a minimum of 300 cd/m² at 60mA drive current — adequate for indoor use.

  6. Clear Mechanical Guidelines: Detailed notes on bezel opening, foam cutout, LCD edge chipping tolerance, and panel flatness provide clear design guidance.

  7. Separate Power Supply Pins for Logic and I/O: VDD and IOVCC are separate pins, allowing for flexible logic voltage levels (e.g., 2.8V core with 1.8V I/O or 3.3V I/O).

  8. Color Chromaticity Specification: The white point is specified at Wx=0.304, Wy=0.340, providing a known reference point for color-critical applications.

Main Design Focus:

  1. Critical Voltage Compliance: The most critical design task is ensuring that VCC never exceeds 3.6V and IOVCC never exceeds 3.3V — these are lower absolute maximum values than many other modules and require careful power supply design.

  2. Interface Implementation: Software engineers must initialize the JD9850T driver IC via the 8-bit parallel interface and implement the correct command sequence for proper display operation.

  3. Power Supply: Provide stable VCC (2.8V or 3.3V) and IOVCC (1.8V or 3.3V) power. Provide a constant-current backlight driver set to 60 mA at 3.0V.

  4. Mechanical Integration: Follow the bezel opening guidelines (0.4mm larger per side). Account for the asymmetric TN viewing angles (best at 12 o'clock) in product orientation. Ensure the panel flatness requirement (≤0.3mm) is met in the enclosure design.

  5. Backlight Design: The 3 parallel LEDs are driven at 60mA total — each LED draws approximately 20mA. A single constant-current driver set to 60mA is sufficient.

This module is an excellent choice for cost-sensitive, compact embedded applications requiring a simple color display with a standard parallel interface, such as small feature phones, portable instruments, smart home controls, and basic IoT devices.